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Abstract— The authors have demonstrated integrated re-
ceiver components addressing 26 GHz Local Multipoint
Distribution Services (LMDS) applications using a standard
SiGe HBT MMIC process with an layouted emitter width of
0.8  m. Compact circuit layout and transistor structure opti-
mization are applied to a mature Si/SiGe technology, resulting in
low-cost integrated circuits enabling consumer-oriented systems
at 26 GHz.
The integrated receiver components are a downconverter
and a static 2:1 divider. The downconverter IC consists of a
preamplifier and a mixer with an IF buffer. The conversion
gain is determined to be 24 dB for an intermediate frequency
of 200 MHz, and the maximum frequency of operation for the
divider is 28.2 GHz.
I. INTRODUCTION
The emergence of Local Multipoint Distribution Services
will open up an additional mass market for rf-systems. In
contrast to the       band, the  	    band has the dis-
advantage of the necessity of line-of-sight. This disadvantage
at the first glance makes the reuse of the valuable frequency-
bands possible by designing well defined pico-cells leading
to the need of low-cost system components. SiGe HBTs meet
the need for advanced microwave performance with relaxed
lateral scaling[1], providing cost saving potential. Wafer-level
packaging, which has been prototyped in [2], provides low-
cost solutions.
This paper will demonstrate an integrated downconverter
and a static 2:1 divider realized for  	    LMDS applica-
tions using HBTs in a commercially available Si/SiGe HBT
MMIC process.
II. TECHNOLOGICAL FEATURES
The basic for the integrated circuits discussed in this paper
is the second generation [3] of the commercially available
Si/SiGe HBT technology with three metalization layers at
ATMEL Germany GmbH [4], [5]. The devices feature a high
and constant Ge mole fraction in the base layer leading to
an efficient hole-blocking valence band barrier at the base-
emitter interface. The new SiGe2 process introduces shrunk
lateral dimensions, a thinner and higher doped base layer,
an L-spacer technology instead of LOCOS, and reduced
parasitics to increase transit frequency 
  and maximum
frequency of oscillation 
    . The process does not use
trench isolation for the devices. For transistors with an lay-
outed emitter width of ﬀ  ﬂ ﬃ m (effective: ﬀ   ﬃ m), the transit
frequency 
  is  ﬀ    , typically. Two different collector
doping profiles selectable for each individual transistor by
a selective collector implant, the transit frequency can be
increased to ﬂ ﬀ    . For all circuits shown here, substrates
with a resistivity of  ﬀ    are used.
The ﬀ   ﬃ m emitter transistors have been modified by
introducing interdigital base and collector electrodes. The
effect of these modifications on the rf performance have
been analyzed. The individual transistor layout structures are
depicted in Figure 1.
Fig. 1. Electrode configuration of the investigated transistor structures,
               
m ! (effective)
Transit frequency and maximum frequency of oscilla-
tion values are extracted from data after de-embedding the
pad parasitics. Here, values for


   are extracted from
maximum available gain (MAG). The individual extracted
highest values have been obtained at a current density of
" #
 $
mA %
ﬃ
m & and are assembled in Table I.
' ( ) * + , ' - . / ) * + ,
ceb 80 55
cbeb 75 70
cbebc 75 75
TABLE I
TRANSIT FREQUENCY AND MAXIMUM FREQUENCY OF OSCILLATION OF
THE DIFFERENT TRANSISTOR STRUCTURES
The transistor layout configuration with the best rf per-
formance for 0 1 2 3 1 4
ﬀ  
2
# 5
 $ ﬃ
m & is the “cbebc”
one. This transistor configuration has been taken to set up a
scalable MEXTRAM model, as described earlier in [6]. The
scalability is refered to the number of emitter-fingers and to
the lenght of the fingers.
III. DOWNCONVERTER
The layout of the integrated downconverter for  	   
can be seen in Figure 2, which combines a preamplifier with
a single-ended input, a Gilbert cell mixer with a single-ended
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LO-drive input and a differential output intermediate fre-
quency buffer amplifier circuit. The topology of the circuits
have been adopted from [7]. The modifications are described
in the following subsections.
To keep the layout compact, the reactances and matching
networks have been realized using lumped elements (MIM
capacitors and spiral inductors). Transmission lines with non-
negligible length in the layout are taken into consideration
by models using a quasi-thin-film microstrip approach.
700 µm
17
0 
µ
m
Fig. 2. Layout of the downconverter at   
    
       
m  
A. Preamplifier
The preamplifier is a three stage amplifier in cascode
configuration, with identical stages depicted in Figure 3. The
biasing is realized by a slightly modified current mirror with
a separate reference voltage supply and a resistive voltage
divider, respectively. Inter-stage matching is achieved by the
L-C-network. A two turns inductance with  	 ﬀ    nH
in the third metalization layer has been used. Taken from
measurements, the quality factor calculated from the    -
Parameter is  	   at the design frequency of      .
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Fig. 3. Circuit schematic of one single stage of the preamplifier
The preamplifier circuit part, which is the left part of Fig-
ure 2, has been realized separately with its own contact pad
configuration. Based on the design in [7], the preamplifier has
been layout-optimized (  ﬀ  layout-size reduction), tuned to
the higher design frequency and the DC power consumption
has been reduced.
On-wafer S-parameter measurements have shown that in
a  ﬀ  test environment the amplifier provides a maximum
gain of  ﬀ  ﬀ 	 
 at        (see Figure 4). The noise figure,
for which this circuit has not been optimized, yet, has been
measured to be     	 ﬂ 	 
 .
The DC power consumption of the preamplifier is   mW
at   ﬀ V supply voltage.
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Fig. 4. Gain of the preamplifier in a
  ﬀ
test environment
B. Double balanced mixer
The topology of the mixer is a slightly modified Gilbert
cell configuration, buffered by an emitter follower stage (see
schematic in Figure 5).
The mixer is supplied single-ended with the RF signal
at the lower transistor and with the LO signal at the upper
transistors of the Gilbert cell. The complementary inputs of
the mixer are shorted by capacitors.
The usual transistor current source in the mixer core is
replaced by a spiral inductor of two turns. This replacement
allows to reduce the voltage level at the collector of the
switching transistors in the Gilbert cell by the voltage needed
for a transistor current source, increasing the output linearity.
The main reason for this replacement is the poor performance
of a transistor as a current source at      .
The differential IF output of the Gilbert cell is filtered by
an RC filter with a corner frequency of       and buffered
by an emitter follower, which has a transistor current source
as a load. Based on the design in [7], the output linearity has
been increased.
The DC power consumption of the mixer is  ﬂ mW at
  ﬀ V supply voltage.
C. System characteristics
The downconverter presented in Figure 2 is characterized
on-wafer. The single-ended RF and LO ports have been
driven by external signal generators. The downconverted
IF signal has been detected by a spectrum analyzer. The
single-ended conversion gain, shown in Figure 6, is mea-
sured by keeping the IF constant with ﬂ ﬃ   ﬂ   . The
complementary IF output port has been terminated during
the measurement with a  ﬀ  load, externally. The highest
conversion gain obtained in the single-ended measurement
configuration is   	 
 . The differential conversion gain of
the downconverter can be calculated to be   	 
 . With
ﬂ
ﬃ 
 ﬂ
  and ﬂ ﬃ   ﬂ   , the identical conversion
behavior has been observed. The IF output power level for
the two complementary output port were identical within the
measurement accuracy of ﬀ   	 
 .
In Figure 7 the conversion gain as a function of the RF
power is presented. The   	 
 input compression point
is determined to be          	    	 
  . The corre-
lating   	 
 output compression point is         ! " 	
    	 
  .
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Fig. 5. Circuit schematic of the mixer circuit part
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Fig. 6. Single-ended conversion gain of the receiver at a constant IF of
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Fig. 7. Input and output -1 dB compression point of the conversion gain
at RF
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The overall DC power consumption is   ﬀ mW.
IV. STATIC 2:1 DIVIDER
The static divider is based on the master-slave flip-flop
approach consisting of two D-latches. The output of the
second latch is fed back to the input of the first latch.
In Figure 8 the divider circuit is depicted, implemented in
standard Emitter-Coupled-Logic (ECL).
For a simple on-wafer measurement setup, the comple-
mentary input port has been short-circuited to ground by a
capacitor. The inverted output port is terminated by an on-
wafer  ﬀ  resistance. The remaining input and output ports
are contacted single ended by ground-signal-ground pads,
like depicted in Figure 9. The divider consumes a chip-area
of  ﬀ ﬀ 	  ﬀ ﬀ ﬃ m  , defined by minimum device and metal
distances.
100 µm
Fig. 9. Layout of the static 2:1 divider

           
m  
The divider has been characterized on-wafer, driving the
single-ended clock-port by an external signal generator. The
divided signal has been detected by a spectrum analyzer. The
input power sensitivity can be seen in Figure 10.
The upper operation input frequency limit has been de-
termined to be  ﬂ      at a power-level of     at the
input. Around the design frequency of      the minimum
input power is about      . The DC power consumption
is ﬂ ﬂ mW at  V supply voltage.
V. CONCLUSION
A standard commercially available SiGe HBT process
has been used to design and fabricate a downconverter,
consisting of a preamplifier and mixer, using area-efficient
design techniques, which avoid distributed elements. For the
design, layout optimized transistors have been used. The
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Fig. 8. Circuit schematic of the static 2:1 divider
−40
−35
−30
−25
−20
−15
−10
−5
0
5
10
0 4 8 12 16 20 24 28
m
in
. i
np
ut
 p
ow
er
  /
 d
B
m
input frequency f / GHz
Fig. 10. Input sensitivity for the static 2:1 divider
conversion gain of the downconverter has been obtained to
be       . The static 2:1 divider operated up to   ﬂ       .
It is expected that these prototyped receiver components
can be used in short-range communications (WLL, LMDS)
aimed to the consumer mass market.
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